Clik here to view.
Value of Clearance and creepage
Hello Our customer will use ADuM6402.Could you give me your advice what do below difference of value of clearance and creepage mean ? VDE document downloaded on your web site says below.Clearance:...
View ArticleRe: Connecting Four ADL5531 In Series
Hi. I have moved this question about ADL5531 to the RF Community. Someone here should be able to help you. Regards,Anna
View Article[ADV7182] When should we set the VID_SEL register in the script sequence?
Hello,I have a question about register "VID_SEL" of ADV7182.My customer uses ADV7182 for only NTSC 4.43 input.So he sets VID_SEL[3:0] (Address 0x02[7:4]) to "0111".And he refers the script of...
View ArticleRe: ADT7411 I2C Serial Clock Period when the slow ADC mode
Hi, Lluis. Thank you forreply.The maximum clockfrequency is also "Slow ADC"Iwasunderstoodthat400kHz.I thinkthedesignbecause theclockis the frequency about 400kHz ± 5%.Best Regards,Hara
View ArticleRe: Zed board with fmcomms1 libraries
That page has been reformatted to this one- http://wiki.analog.com/resources/fpga/docs/hdl#list_of_hardware_projects_carriers_and_ip_cores This lists all the libraries that need to be built for a project.
View ArticleAD5933 R+C&R // C Calibration SOP
Dear All:Currently using the EVAL-AD5933EBZ measured blood glucose (HCT) analysis on calibration has been unable to verify the State of the R+C and R//C test mode. Refer to the User Guide UG-364 also...
View ArticleRe: AD9958 PCBZ not recognized by computer
That's weird. The only way that I could think of so that we could verify if the board is properly functioning is to probe the SPI channels that comes out from the USB controller. If somehow that signal...
View ArticleRe: How to program AD5686R Evaluation Board SPI using arduino mega 2560?
Hi, Darren. I understand your concern. I believe this is normal as the SDP Blackfin consumes around 300mA. If you have any further inquiries, please do not hesitate to ask. Regards,Mark
View ArticleRe: libiio tx channel disable
yes, there is a specific AD9361 driver, but that's not in libiio. FIR filter design does not belong in the kernel, or in a driver. Implementing a large math function inside the kernel isn't going to...
View ArticleRe: AD9910 pdclk not working
Hi Gautam, The default state of AD9910 is having the SYNC_CLK enabled. This should happen when the device is made to reset. If you can't use U12, then I guess we need to look for other means to buffer...
View ArticleClik here to view.
Re: ADV7123: How to calculate FB videomodeTiming parameters.
Dear GuenterL,Thanks for replying... Sorry, Comment is wrong. We are aiming for 28.8 MHz and we see the exact clock output on ADV7123.(probed using O Scope). We are more concern about u32 left_margin;...
View ArticleRe: [ADV7182] When should we set the VID_SEL register in the script sequence?
Hello, Thank you for your reply. Should setting VID_SEL be fine before INSEL is set, too? Thank you.Best regards.
View Articledefault AD9361_TXFIRConfig
I want to understand the initialization settings in the "main.c" software driver, such as the default "AD9361_TXFIRConfig". 1. Does the "tx_inc = 1" specify the programmable FIR filter to operate at 1x...
View ArticleRe: AD9958 PCBZ not recognized by computer
Hi Sandoko, I mean using the oscilloscope to find out if there are digital signals passing through the jumpers W5 (U_SDIO) and W6 (SDIO). At the moment the board turns on, the USB controller will try...
View ArticleRe: AD9910 pdclk not working
Hi Gautam, I think it's better to use the sync_clk for that case because the internal state of the DDS is synchronous to the rising edge of the sync_clk. The sync_clk is actually intended for that...
View ArticleRe: AXI AD9361 DAC DMA HDL
Hi, If I understand Lars and Adrian correctly, I would be able to hold the DMA output using the fifo_rd_en signal, and the DMA would not drop packets. I would also need to synchronize my module's...
View ArticleRe: ADuM6000 EMI @ 180 MHz
Sam:The ADuM6000 is an isoPower device and as described in AN-0971 will have emissions at 180MHz on the primary side due to the tank circuit frequency, and at 360MHz on the secondary side due to the...
View ArticleClik here to view.
Re: AD5933 R+C&R // C Calibration SOP
Dear Mark:I was check document UG-364 & AN-1252 don't talk about R+C or R//C calibration process and H/W setting how to on the EVAL-AD5933EBZ EVB Board, but AD5933 GUI provide those function select...
View Articleinquiry about xilinx2014.4-linux-AD-hdmi-zedboard
hello I'm using vivado2014.4 on win7-64 and virtual ubuntu14.04-64 bit. I want to build linux with hdmi on zedboard to run Qt app. I download the xcomm_zynq linux kernel in zip at site...
View Article