Hi Ian,
I am getting a noise floor of -95dBFS/Hz in AD9625-2.0 ADC part. In data sheet it is mentioned that -149dBFS can be achieved. I am using a sampling clock of 1.2GHz.
Kindly suggest how can I reduce my noise floor ?
Regards
Soumya
↧
Channel:
EngineerZone: Message List
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: EngineerZone: Message List
- Channel Number: 23968074
- Language: English
- Registered On: November 25, 2013, 1:08 am
- Number of Articles: 22030
- Latest Snapshot: August 27, 2018, 4:36 am
- RSS URL: http://ez.analog.com/community/feeds/messages?rssusername=xudong
- Publisher: https://ez.analog.com/?view=discussions
- Description: Most recent forum messages
- Catalog: //remotest54.rssing.com/catalog.php?indx=23968074
© 2025 //www.rssing.com