Hi,
We have tried several phases(1/32,16/32,31/32),but it didn't work out neither.
There aren't any timing constraints of LLC,pixel data,HS,VS and DE in FPGA.Should we pay attention to it?
By the way,does LLC sustain a valid frequency the whole time so that we could use it to drive our FPGA logic?
Regards,
Martin