I have tried several cap values for the CLPF pin (C9) and got a good result for the overshoot. However, the rise & fall time have increased now, and exceeded the project specs of 40 ns. Is it possible to keep rise&fall time below 40 ns and have a clean output waveform? Is there any other way to avoid this trade-off?
↧