Hi Dave,
thanks for confirming that. What happens to the VS and HS signals in this mode? i searched through the hardware reference manual and i couldn't quite find anything indicating what happened.
I see in Figure 40 that there is a parallel path for the sync separator in the CP, and in bypass the CP is bypassed, but i wanted to understand if this block is also bypassed?
Thanks,